This paper presents a novel technique used in the multiply-add-fused (MAF) unit of the IBM RlSC System/6000* (RS/6000) processor for normalizing the floating-point results. Unlike the conventional procedures applied thus far, the so-called leading-zero anticipator (LZA) of the RS/SOOO carries out processing of the leading zeros and ones in parallel with floating-point addition. Therefore, the new circuitry reduces the total latency of the MAF unit by enabling the normalization and addition to take place in a single cycle.
Introduction
Normalization is used as a means of referencing a number to a fixed radix point. Normalization strips out all leading sign bits so that the two bits immediately * RISC System/6000 is a trademark of international Business Machines Corporation.
"Copyright 1990 by International Business Machines Corporation. Copying in printed form for private use is permitted without payment of royalty provided that (1) each reproduction is done without alteration and (2) the Journal reference and IBM copyright notice are included on the first page. The title and abstract, but no other portions, of this paper may be copied or distributed royalty free without further permission by computer-based and other information-service systems. Permission to republish any other portion of this paper must be obtained from the Editor. adjacent to the radix point are of opposite polarity. Table  1 represents a 32-bit register containing various floatingpoint numbers.
Using the conventional techniques shown in Figure 1 , the following three steps must be performed in order to normalize a floating-point addition:
1. The two terms must be added [a process requiring a 2. The result must be searched for the leading zero or 3. The result of the addition must be shifted by the minimum of log ( N ) time] [ 11.
one (depending upon the sign of the result).
appropriate amount and the exponent of the floatingpoint result must be adjusted accordingly.
Optimizing the RISC System/6000* (RS/6000) architecture and machine organization [2, 3] with a tightly coupled floating-point unit (FPU) which performs the dot-product operations ( A X B ) + C required significant innovation in the multiply-add-fused (MAF) design. A major contribution was made by the LZA to accomplish the essential RISC fundamentals of implementing simple, self-contained, low-latency hardware. As mentioned in a companion paper in this issue [4] , a minimum of two-cycle latency and a second pipeline delay comparable in time to the multiplication/shifling path of the MAF unit can be achieved by overlapping normalization and addition. However, the question at hand is this: "Can the leadingzerolone detection (LZD) be begun without waiting for the result of the floating-point addition?" or "Can the LZD be performed using only the two operands of the addition?" This paper describes the novel concept which enables the leading-zero/one detection to be performed in parallel with the addition (subject to a single bit correction). The leading-zerolone detection is subject to normalization after the addition is finished, and the leading-zerolone anticipation occurs concurrently with the addition. The leading-zero anticipator (LZA) of the MAF unit in the RS/6000 processor is described for all values of the operands denoted by A and B (see Figure 2) . (unnormalized negative number).
Algorithm
(unnormalized positive number).
(unnormalized negative number).
To determine the shift amount, the LZA uses the P, G, 
2, = NOR (u,, b,).
( 1 4 The circuitry required to generate the P and G signals is not an added cost for the LZA: P and G signals are already required for the carry-lookahead adder (CLA) and Z, = NOR (P,, G,).
We now discuss the four cases given above and construct the finite-state representation of the LZA.
CuseI:A>O,B>O,A+B>O
Two possible combinations of A and B which yield the same result are given in Table 2 .
First, leading-zerolone anticipation should be carried out, starting from the most significant bit (MSB, or sign bit) side of the addition. Considering the examples in Table 2 , the state description for the LZA can be summarized as follows:
remains unchanged as long as the Z-signal is true, i.e., (1) . For each successive Z-input, it should generate a shift signal (SHL). The leading-zerolone anticipation is finished when the kth Z-input is false, namely (0). Subsequently, the LZA should take into account the carry into the (k -1)th Z-position and create an adjustment signal (AD) accordingly:
The adjustment is a single right-shift signal resulting in a total shift:
(3)
C a s e 2 : A < O , B < O , A + B < O
Starting from the examples presented in Table 3 ,
The G-signal guarantees a negative result. The LZA enters into the G-state and remains unchanged as long as the G-signal is true, i.e., (1) . For each G-input, the LZA generates a shift signal (SHL).
The leading-zerolone anticipation is finished when the kth G-input is false, namely (0). Subsequently, the LZA takes into account the carry into the (k -1)th G-position and creates an adjustment signal (AD) accordingly:
where INV = INVERT.
Notice that simply NORing the two positive operands or ANDing the two negative numbers produces a result which differs from the final normalization by only one bit, i.e., carry. This duality originates from complementing the operands. Naturally, performing the LZA for
should yield the same shift amounts as ( A + B ) .
C a s e 3 : A > O , B < O , A + B > O
This case corresponds to a subtraction resulting in a positive number (Table 4) . We extend the statements given in the previous case using the above examples:
0 If the MSB is a P-signal indicating a subtraction, the LZA enters a P-state and remains unchanged as long as the P-signal is true, Le., (1) . 
C a s e 4 : A > O , B < O , A + B < O
On the basis of the above discussion, this case can easily be included in our finite-state machine ( Table 5) .
As described in Case 3, the subtraction starts with the P-state; therefore, the conditions described above are also valid here. The next input entered in the P-state, 
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however, is not a G-input but rather a 2-input, indicating that the result is going to be negative. Consequently, the new state of the LZA must be the G-state. If thejth input is a 2-signal, generate a shift output and continue as if the LZA had started with a G-state.
The general state diagram can be obtained as shown in Figure 3 . Apart from the carry-dependent adjustment, the logical descriptions of the finite-state machine representation can be obtained as follows: 2 = 2, + P,G2k-(i+l) (positive result), G = Gk + Pi2Gk-(i+l) (negative result).
As shown, the 2-state can occur for the string of either (k) 2-inputs or (i) P-inputs followed by a single G and the string of (k-i-1) 2-inputs. Similar statements can be made for the G-state. Besides the total shift amount, the sequential model of the LZA also points out whether the E. HOKENEK AND R. K. MONTOYE final result of the addition is to be positive or negative, depending on the previous state before finishing leadingzero/one anticipation. If this is a 2-state, the final result is positive; otherwise, it is negative, since, as depicted in Figure 3 , the P-state always leads to the Z-or G-state.
Logarithmic leading-zero/one anticipator (LZA)
The finite-state model of the LZA allows us to enter a string of serial inputs which, depending on the bit length (N), is not always as fast as a carry-lookahead adder [5] . It is therefore necessary to process the string of P-, G-and 2-inputs using a parallel algorithm similar to the Iookahead structure. The final construction will process the input data in discrete blocks of length D. This approach can be interpreted as a parallel implementation of our finite-state machine, considering its combinatorial equivalents for different state and input combinations.
In the following, the leading-zero/one anticipation is carried out digitwise; i.e., the block length is 4 bits. The results of this study can easily be extended to arbitrary block lengths. We assume that the beginning of a block is the kth bit position. 
. Looking back to the finite-state machine, the new set of state equations designated in terms of the beginning and ending inputs is slightly different. Two new terms, 
and
are included in the PZ-and PG-states that would not occur in the LZA model given in Figure 3 . These expansions are due to the fact that each block handles the data without being informed about the results of the adjacent block. Hence, if the output state of the previous block is PP, the consecutive state should be a PZ-or PGoutput. The resulting basic building block of the LZA is shown in Figure 4 . This circuit is combinatorial and can be implemented using the logic equations given in Equations (8a-e). Thus, the implementation of the sequential machine is converted into the problem of propagating the different state outputs for the iterative combinatorial network. A possible anticipation scheme for the state iteration is depicted in Figure 5 . The logical equations necessary for the state iteration can be obtained as follows: The shift signals generated by the LZA consist of a 1-string followed by the Os. The adjustment position is determined by the transition digit and can be defined as
which is true if and only if the two successive shift signals are different. Interestingly enough, if the finishing state is PP, carry = 1 and carry = 0 will determine whether the result is positive or negative, but it will not change the shift amount.
Implementation
As pointed out earlier, taking full advantage of leadingzero/one anticipation can be achieved by processing the string of P-, G-, and Z-inputs as fast as the adder, e.g., by using a parallel algorithm similar to the carry-lookahead structure. Building blocks of this computation were presented in the previous section. The LZA operates over a doubling/buffering process similar to the CLA of the MAF unit, but with the following differences:
As abstracted in Figures 6(a) and 6(b), the LZA operates in the opposite direction from the CLA, i.e., from MSB to LSB. expressed in terms of the state outputs of the two adjacent blocks, they can be extended to arbitrary lookahead distances. At any stage, an anticipated state can be generated by implementing the above equations
Although the equations for the state iteration are The LZA implementation in the RS/6000 floating-point execution unit has been tuned to the carry-lookahead adder so that the control signals for the 4-digit and 1-digit shifts as well as the data output amve at the shifter nearly simultaneously. 
